=========================================================================

\* Design Summary \*

=========================================================================

Top Level Output File Name : add.ngc

Primitive and Black Box Usage:

------------------------------

# BELS : 96

# GND : 1

# LUT2 : 32

# MUXCY : 31

# XORCY : 32

# IO Buffers : 96

# IBUF : 64

# OBUF : 32

Device utilization summary:

---------------------------

Selected Device : 6slx9tqg144-3

Slice Logic Utilization:

Number of Slice LUTs: 32 out of 5720 0%

Number used as Logic: 32 out of 5720 0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 32

Number with an unused Flip Flop: 32 out of 32 100%

Number with an unused LUT: 0 out of 32 0%

Number of fully used LUT-FF pairs: 0 out of 32 0%

Number of unique control sets: 0

IO Utilization:

Number of IOs: 96

Number of bonded IOBs: 96 out of 102 94%

Specific Feature Utilization:

---------------------------

Partition Resource Summary:

---------------------------

No Partitions were found in this design.

---------------------------

=========================================================================

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

------------------

No clock signals found in this design

Asynchronous Control Signals Information:

----------------------------------------

No asynchronous control signals found in this design

Timing Summary:

---------------

Speed Grade: -3

Minimum period: No path found

Minimum input arrival time before clock: No path found

Maximum output required time after clock: No path found

Maximum combinational path delay: 6.181ns

Timing Details:

---------------

All values displayed in nanoseconds (ns)

=========================================================================

Timing constraint: Default path analysis

Total number of paths / destination ports: 1552 / 32

-------------------------------------------------------------------------

Delay: 6.181ns (Levels of Logic = 35)

Source: in1<0> (PAD)

Destination: out<31> (PAD)

Data Path: in1<0> to out<31>

Gate Net

Cell:in->out fanout Delay Delay Logical Name (Net Name)

---------------------------------------- ------------

IBUF:I->O 1 1.222 0.684 in1\_0\_IBUF (in1\_0\_IBUF)

LUT2:I0->O 1 0.203 0.000 Madd\_out\_lut<0> (Madd\_out\_lut<0>)

MUXCY:S->O 1 0.172 0.000 Madd\_out\_cy<0> (Madd\_out\_cy<0>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<1> (Madd\_out\_cy<1>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<2> (Madd\_out\_cy<2>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<3> (Madd\_out\_cy<3>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<4> (Madd\_out\_cy<4>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<5> (Madd\_out\_cy<5>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<6> (Madd\_out\_cy<6>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<7> (Madd\_out\_cy<7>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<8> (Madd\_out\_cy<8>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<9> (Madd\_out\_cy<9>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<10> (Madd\_out\_cy<10>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<11> (Madd\_out\_cy<11>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<12> (Madd\_out\_cy<12>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<13> (Madd\_out\_cy<13>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<14> (Madd\_out\_cy<14>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<15> (Madd\_out\_cy<15>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<16> (Madd\_out\_cy<16>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<17> (Madd\_out\_cy<17>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<18> (Madd\_out\_cy<18>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<19> (Madd\_out\_cy<19>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<20> (Madd\_out\_cy<20>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<21> (Madd\_out\_cy<21>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<22> (Madd\_out\_cy<22>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<23> (Madd\_out\_cy<23>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<24> (Madd\_out\_cy<24>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<25> (Madd\_out\_cy<25>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<26> (Madd\_out\_cy<26>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<27> (Madd\_out\_cy<27>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<28> (Madd\_out\_cy<28>)

MUXCY:CI->O 1 0.019 0.000 Madd\_out\_cy<29> (Madd\_out\_cy<29>)

MUXCY:CI->O 0 0.019 0.000 Madd\_out\_cy<30> (Madd\_out\_cy<30>)

XORCY:CI->O 1 0.180 0.579 Madd\_out\_xor<31> (out\_31\_OBUF)

OBUF:I->O 2.571 out\_31\_OBUF (out<31>)

----------------------------------------

Total 6.181ns (4.918ns logic, 1.263ns route)

(79.6% logic, 20.4% route)

=========================================================================

Cross Clock Domains Report:

--------------------------

=========================================================================

Total REAL time to Xst completion: 7.00 secs

Total CPU time to Xst completion: 7.04 secs

-->

Total memory usage is 4506952 kilobytes

Number of errors : 0 ( 0 filtered)

Number of warnings : 0 ( 0 filtered)

Number of infos : 0 ( 0 filtered)